LB11822



Three-Phase Brushless Motor Driver for OA Products

Overview

The LB11822 is a three-phase brushless motor driver that is optimal for driving drum and paper feed motors in laser printers and plain paper copiers. This IC adopts a direct PWM drive technique for minimal power loss. Flexible control of motor speed in response to an externally provided clock frequency (corresponding to the FG frequency) can be implemented by using the LB11822 in conjunction with the Sanyo LB11825M.


Functions and Features

- Three-phase bipolar drive (30 V, 3.1 A)
- Direct PWM drive
- Built-in low side inductive kickback absorbing diode
- Speed discriminator + P_{LL} speed control
- Speed locked state detection output
- Built-in forward/reverse switching circuit
- Full complement of built-in protection circuits, including current limiter circuit, thermal protection circuit, and motor lock protection circuit.

Package Dimensions

unit: mm

3147B-DIP28H



Specifications Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC} max		30	V
Output current I _O r		T ≤ 500 ms	3.1	А
Allowable power dissipation 1	Pd max1	Independent IC	3	W
Allowable power dissipation 2	Pd max2	When infinitely large heat sink	20	W
Operating temperature	Topr		-20 to +80	°C
Storage temperature	Tstg		-55 to +150	°C

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Absolute Maximum Ratings at $\mathbf{Ta}=25^{\circ}\mathbf{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range 1	V _{CC}		9.5 to 28	V
Voltage output current	I _{REG}		0 to - 30	mA
LD output current	ILD		0 to 15	mA


Electrical Characteristics at Ta = 25°C, V_{CC} = VM = 24 V

Parameter	Symbol	Conditions		Ratings		Unit
r diameter			min	typ	max	Offic
Supply Current 1	I _{CC} 1			23	30	mA
Supply Current 2	I _{CC} 2	When stopped		3.5	5	mA
[Output Block]						
Output saturation voltage 1	V _O sat1	I_{O} = 1.0 A, V _O (SINK)+ V _O (SOURCE)		2.0	2.5	V
Output saturation voltage 2	V _O sat2	$I_0 = 2.0 \text{ A}, V_0 \text{ (SINK)} + V_0 \text{ (SOURCE)}$		2.6	3.2	V
Output leakage current	l _O leak				100	μA
Lower side diode forward voltage 1	VD1	ID = -1.0 A		1.2	1.5	V
Lower side diode forward voltage 2	VD2	ID = -2.0 A		1.5	2.0	V
[5 V Voltage Output]	·					
Output voltage	VREG	$I_{O} = -5 \text{ mA}$	4.65	5.00	5.35	V
Voltage regulation	∆VREG1	V _{CC} = 9.5 to 28 V		30	100	mV
Load regulation	∆VREG2	$I_{\rm O} = -5 \text{ to } -20 \text{ mA}$		20	100	mV
[Hall Amplifier]	•					
Input bias current	IHB		-2	-0.5		μA
Common-mode input voltage range	VICM		1.5		VREG-1.5	V
Hall input sensitivity			80			mV _{P-P}
Hysteresis	ΔV _{IN}		15	24	42	mV
Input voltage low \rightarrow high	VSLH			12		mV
Input voltage high \rightarrow low	VSHL			-12		mV
[PWM Oscillator Circuit]		1		1		
High-level output voltage	V _{OH} (PWM)		2.5	2.8	3.1	V
Low-level output voltage	V _{OL} (PWM)		1.2	1.5	1.8	V
Oscillator frequency	f(PWM)	C = 3900 pF		18		kHz
Amplitude	V(PWM)		1.05	1.30	1.55	V _{P-P}
[CSD Circuit]	-	1				
Operating voltage	V _{OH} (CSD)		3.6	3.9	4.2	V
External C charging current	ICHG		-17	-12	-9	μA
Operating time	T(CSD)	C = 10 µF Design target value*		3.3		s
[Current Limiter Operation]			1			
Limiter	VRF	V _{CC} –VM	0.45	0.5	0.55	V
[Thermal Shutdown Operation]		1		1		
Thermal shutdown operating temperature	TSD	Design target value* (junction temperature)	150	180		°C
Hysteresis	ΔTSD	Design target value* (junction temperature)		50		°C
[FG Amplifier]			_	1		
Input offset voltage	VIO(FG)		-10		+10	mV
Input bias current	IB(FG)		-1		+1	μA
Output H level voltage	V _{OH} (FG)	IFGO = -0.2 mA	VREG-1.2	VREG-0.8		V
Output L level voltage	V _{OL} (FG)	IFGO = 0.2 mA		0.8	1.2	V
FG input sensitivity		Gain: 100	3			mV
Schmitt amplitude for the next stage	1	Design target value*	100	180	250	mV
Operating frequency range	1				2	kHz
Open-loop gain	-	f(FG) = 2 kHz	45	51		dB

Note: * These are design target values and are not tested.

Parameter	Symbol	Conditions		Ratings		Unit
i diameter	Cymbol	Conditions	min	typ	max	011
[Speed Discriminator]						
Output H level voltage	V _{OH} (D)	IDO = -0.1 mA	VREG-1.0	VREG-0.7		V
Output L level voltage	V _{OL} (D)	IDO = 0.1 mA		0.8	1.1	V
Number of counts				512		
[PLL Output]						
Output H level voltage	V _{OH} (P)	IPO = -0.1 mA	VREG-1.8	VREG-1.5	VREG-1.2	V
Output L level voltage	V _{OL} (P)	IPO = 0.1 mA	1.2	1.5	1.8	V
[Lock Detection]	·					
Output L level voltage	V _{OL} (LD)	ILD = 10 mA		0.15	0.5	V
Lock range				6.25		%
[Integrator]	· ·	•			I	
Input bias current	IB(INT)		-0.4		+0.4	μA
Output H level voltage	V _{OH} (INT)	IINTO = -0.2 mA	VREG-1.2	VREG-0.8		V
Output L level voltage	V _{OL} (INT)	IINTO = 0.2 mA		0.8	1.2	V
Open-loop gain		f(INT) = 1 kHz	45	51		dE
Gain width product		Design target value*		450		kH
Reference voltage		Design target value*	-5%	VREG/2	5%	V
[Clock Input Pin]	I				I	
Operating frequency range	fosc				1	MH
L level pin voltage	V _{OSCL}	$I_{OSC} = -0.5 \text{ mA}$		1.55		V
H level pin current	I _{OSCH}	V _{OSC} = V _{OSCL} +0.5 V		0.4		mA
[Start/Stop Pin]	I					
H level input voltage range	V _{IH} (S/S)		3.5		VREG	V
L level input voltage range	V _{IL} (S/S)		0		1.5	V
Input open voltage	V _{IO} (S/S)		VREG-0.5		VREG	V
Hysteresis	ΔV _{IN}		0.35	0.50	0.65	V
H level input current	I _{IH} (S/S)	V(S/S) = VREG	-10	0	10	μA
L level input current	I _{IL} (S/S)	V(S/S) = 0 V	-280	-210		μA
[Forward/Reverse Pin]	1	1	I		I I I I I I I I I I I I I I I I I I I	
H level input voltage range	V _{IH} (F/R)		3.5		VREG	V
L level input voltage range	V _{IL} (F/R)		0		1.5	V
Input open voltage	V _{IO} (F/R)		VREG-0.5		VREG	V
Hysteresis	ΔV _{IN}		0.35	0.50	0.65	V
H level input current	I _{IH} (F/R)	V(F/R) = VREG	-10	0	+10	μA
L level input current	I _{IL} (F/R)	V(F/R) = 0 V	-280	-210		µA

Note: * These are design target values and are not tested.




Truth Table


	Source		F/R = "L"			F/R = "H"		
	Sink	IN1	IN2	IN3	IN1	IN2	IN3	
1	$OUT2 \rightarrow OUT1$	н	L	н	L	н	L	
2	$OUT3 \rightarrow OUT1$	Н	L	L	L	Н	Н	
3	$OUT3 \rightarrow OUT2$	н	Н	L	L	L	Н	
4	$OUT1 \rightarrow OUT2$	L	Н	L	н	L	Н	
5	$OUT1 \rightarrow OUT3$	L	Н	Н	Н	L	L	
6	$OUT2 \rightarrow OUT3$	L	L	н	н	н	L	

The relation between the clock frequency, fCLK, and the FG frequency, fFG, is given by the following equation.

fFG(servo) = fCLK/<number of counts> = fCLK/512

Pin Assignment





Equivalent Circuit Block Diagram and Peripheral Circuits

Pin Function

Pin No.	Pin	Function	Equivalent circuit
28 1 2	OUT1 OUT2 OUT3	Motor drive output pin $\label{eq:connect} Connect the Schottky diode between the output - V_{CC}.$	Vcc 300 Ω W 5
3	GND2	Output GND pin	
5	VM	Power and output current detection pins of the output. Connect a low resistance (Rf) between this pin and V _{CC} . The output current is limited to the current value set with $I_{OUT} = VRF/Rf$.	3
4	V _{CC}	Power pin (Other than the output)	
6	VREG	Stabilized power supply output pin (5 V output) Connect a capacitor (about 0.1 µF) between this pin and GND for stabilization	
7	PWM	Pin to set the PWM oscillation frequency. Connect a capacitor between this pin and GND. This can be set to about 18 kHz with C =3900 pF.	
8	CSD	Pin to set the operation time of motor lock protection circuit. Connection of a capacitor (about 10 µF) between CSD and GND can set the protection operation time of about 3.3seconds.	VREG

Pin No.	Pin	Function	Equivalent circuit
9 10	XI XO	Clock input pin, which enters the clock signal (1 MHz or less) to the XI pin via resistor (about 5.1 k Ω). Keep the XO pin open.	VREG
11	INT OUT	Integrating amplifier output (speed control pin).	VREG
12	INT IN	Integrating amplifier input pin	
13	Роит	PLL output pin	VREG 300 Ω 13 77 77

Pin No.	Pin	Function	Equivalent circuit
14	DOUT	Speed discriminator output. Accelerate: high, decelerate: low	VREG 300 Ω 14 7/7 7/7
15	LD	Speed lock detection output. L when the motor speed is within the speed lock range (±6.25%). Voltage resistance 30 Vmax	VREG (15)
16	FG OUT	FG amplifier output pin	VREG VREG () () () () () () () () () ()
17	FG _{IN}	FG amplifier input pin. Connection of a capacitor (about 0.1 μF) between FG _{IN+} and GND causes initial reset to the logic circuit.	$VREG$ $FG Reset$ 300Ω 18 300Ω 10 10 10 10 10 10 10 10
19	S/S	Start/stop control pin. Low: 0 V to 1.5 V High: 3.5 V to VREG H level when open. Hysteresis width about 0.5 V	$\frac{V_{\text{REG}}}{(19)}$

Pin No.	Pin	Function	Equivalent circuit
20	GND1	GND pin (Other than the output)	
22 21 24 23 26 25	IN1+ IN1- IN2+ IN2- IN3+ IN3-	Hall amplifier input. IN+ > IN- is the input high state, and the reverse is the input low state. It is recommended that the Hall signal has an amplitude of 100m Vp-p (differential) or more. Connect a capacitor between the IN+ and IN- inputs if there is noise in the Hall sensor signals.	21 23 25
27	F/R	Forward/reverse control pin Low: 0 V to 1.5 V High: 3.5 V to VREG H level when open Hysteresis width about 0.5 V	VREG

Overview of the LB11822

1. Speed control circuit

This IC performs speed control by using both the speed discriminator circuit and PLL circuit. The speed control circuit outputs the error signal once for every two cycles of FG (one FG cycle counted). The PLL circuit outputs the phase error signal once for each cycle of FG.

As the FG servo frequency is calculated as follows, the motor speed is set with the number of FG pulses and clock frequency.

 $f_{FG}(servo) = f_{CLK}/512$ f_{CLK} : Clock frequency

This IC achieves variable speed control with ease when combined with LB11825M.

2. Output drive circuit

This IC employs a direct PWM drive method to minimize the power loss at output. The output Tr is always saturated at ON, and the motor drive force is adjusted through change of the duty at which the output is turned ON. Since the output PWM switching is made with the lower-side output Tr, it is necessary to connect the schottky diode between OUT and V_{CC} (because the through current flows at an instant when the lower-side Tr is turned ON if the diode with a short reverse recovery time is not used). The diode between OUT and GND is incorporated. When the large output current presents problem (waveform disturbance at kickback on the lower side), connect a commutating diode or schottky diode externally.

3. Current limiting circuit

The current limiting circuit performs limiting with the current determined from $I = V_{RF}/Rf$ ($V_{RF} = 0.5$ Vtyp, Rf: current detector resistance) (that is, this circuit limits the peak current).

Limiting operation includes decrease in the output on-duty to suppress the current.

4. Power save circuit

This IC enters the power save condition to decrease the current dissipation in the stop mode. In this condition, the bias current of most of circuits is cut off. Even in the power save condition, the 5 V regulator output is given.

5. Reference clock

This is entered from the external signal source (1 MHz max) via a resistor (reference: about 5.1 k Ω) in series with the XI pin. The XO pin is left open.

Input signal source levels: Low-level voltage: 0 to 0.8 V High-level voltage: 2.5 to 5.0 V

6. Speed lock range

The speed lock range is $\pm 6.25\%$ of the constant speed. If the motor speed falls inside the lock range, the LD pin goes to "L" (open collector output). When the motor speed falls outside the lock range, the on-duty ratio of motor drive output changes according to the speed error, causing control to keep the motor speed within the lock range.

7. PWM frequency

PWM frequency is determined from the capacity C (F) of capacitor connected to the PWM pin.

 $f_{PWM} \approx 1/(14,400 \times C)$

It is recommended to keep the PWM frequency at 15 kHz to 25 kHz

8. Hall input signal

The Hall input requires the signal input with an amplitude exceeding the hysteresis width (42 mV max). Considering the effect of noise, the input with the amplitude of 100 mV or more is recommended.

9. F/R changeover

Motor rotation direction can be changed over with the F/R pin. When changing F/R while the motor is running, pay attention to following points.

- For the through current at a time of changeover, the countermeasure is taken using a circuit. However, it is necessary to prevent exceeding of the rated voltage (30 V) due to rise of V_{CC} voltage at a time of changeover (because the motor current returns instantaneously to the power supply). When this problem exists, increase the capacity of a capacitor between V_{CC} and GND.
- When the motor current exceeds the current limit value after changeover, the lower-side Tr is turned OFF. But, the upper-side Tr enters the short-brake condition and the current determined from the motor counter electromotive voltage and coil resistance flows. It is necessary to prevent this current from exceeding the rated current (3.1 A). (F/R changeover at high speed is dangerous.)

10. Motor lock protection circuit

A motor lock protection circuit is incorporated for protection of IC and motor when the motor is locked.

When the LD output is "H" (unlocked) for a certain period in the start condition, the lower-side Tr is turned OFF. This time is set with the capacity of the capacitor connected to the CSD pin. The time can be set to about 3.3 seconds with the capacity of 10 μ F (variance about ±30%).

Set time (s) $\approx 0.33 \times C \ (\mu F)$

When the capacitor used has a leak current, due consideration is necessary because it may cause error in the set time, etc.

Cancelling requires either the stop condition or re-application of power supply (in the stop condition). When the lock protection circuit is not to be used, connect the CSD pin to GND.

When the stop period during which lock protection is to be cancelled is short, the charge of capacitor cannot be discharged completely and the lock protection activation time at restart becomes shorter than the set value. It is necessary to provide the stop time with an allowance while referring to the following equation. (The same applies to restart in the motor start transient condition.)

Stop time (ms) $\ge 15 \times C (\mu F)$

11. Power supply stabilization

This IC has a large output current and is driven by switching, resulting in ready oscillation of the power line. It is therefore necessary to connect a capacitor with a sufficient capacity between the VCC pin and GND for stabilization. When a diode is inserted in the power line to prevent breakdown due to reverse connection of power supply, the power line is particularly readily oscillated. The larger capacity need be selected.

12. Constant of integrating amplifier parts

Arrange the integrating amplifier external parts as near as possible to IC to protect them from noise effects. Arrange them by keeping the largest possible distance from the motor.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 2003. Specifications and information herein are subject to change without notice.